Silicon Labs /SiM3_NRND /SIM3L164_C /TIMER_0 /CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONFIG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (APB)LCLK 0 (DISABLED)LMSTREN 0 (DISABLED)SPLITEN 0 (DISABLED)LEXIEN 0 (DISABLED)LOVFIEN 0 (AUTO_RELOAD)LMD0 (NOT_SET)LSTATE 0 (STOP)LRUN 0 (NOT_SET)LEXI 0 (NOT_SET)LOVFI 0 (APB)HCLK 0 (STOP)MSTRUN 0 (DISABLED)HMSTREN 0 (RUN)DBGMD 0 (DISABLED)HEXIEN 0 (DISABLED)HOVFIEN 0 (AUTO_RELOAD)HMD0 (NOT_SET)HSTATE 0 (STOP)HRUN 0 (NOT_SET)HEXI 0 (NOT_SET)HOVFI

SPLITEN=DISABLED, LEXIEN=DISABLED, LCLK=APB, LMSTREN=DISABLED, LSTATE=NOT_SET, MSTRUN=STOP, HRUN=STOP, HMSTREN=DISABLED, HEXIEN=DISABLED, DBGMD=RUN, HEXI=NOT_SET, HOVFIEN=DISABLED, HMD=AUTO_RELOAD, HOVFI=NOT_SET, LEXI=NOT_SET, LOVFIEN=DISABLED, HCLK=APB, HSTATE=NOT_SET, LOVFI=NOT_SET, LMD=AUTO_RELOAD, LRUN=STOP

Description

High and Low Timer Configuration

Fields

LCLK

Low Clock Source.

0 (APB): Select the APB clock as the timer source.

1 (EXTOSCN): Select the external oscillator clock as the timer source. The external oscillator must run slower than one-half the APB clock.

2 (TIMER_CLKDIV): Select the dedicated 8-bit prescaler as the timer source.

3 (CT_FALLING_EDGE): Select falling edges of the CT signal as the timer clock source.

LMSTREN

Low Run Master Enable.

0 (DISABLED): MSTRUN does not need to be set for the low timer to run.

1 (ENABLED): MSTRUN must be set for the low timer to run.

SPLITEN

Split Mode Enable.

0 (DISABLED): The timer operates as a single 32-bit timer controlled by the high timer fields.

1 (ENABLED): The timer operates as two independent 16-bit timers.

LEXIEN

Low Timer Extra Interrupt Enable.

0 (DISABLED): The state of the LEXI flag does not affect the low timer interrupt.

1 (ENABLED): A low timer interrupt request is generated if LEXI is set to 1.

LOVFIEN

Low Timer Overflow Interrupt Enable.

0 (DISABLED): The state of LOVFI does not affect the low timer interrupt.

1 (ENABLED): A low timer interrupt request is generated if LOVFI = 1.

LMD

Low Timer Mode.

0 (AUTO_RELOAD): The low timer is in Auto-Reload Mode.

1 (UP_DOWN): The low timer is in Up/Down Count Mode.

2 (FALL_CAPTURE): The low timer is in Falling Edge Capture Mode.

3 (RISE_CAPTURE): The low timer is in Rising Edge Capture Mode.

4 (LOW_CAPTURE): The low timer is in Low Time Capture Mode.

5 (HIGH_CAPTURE): The low timer is in High Time Capture Mode.

6 (DC_CAPTURE): The low timer is in Duty Cycle Capture Mode.

7 (ONESHOT): The low timer is in Oneshot Mode.

LSTATE

Low Multi Purpose State Indicator.

0 (NOT_SET): undefined

1 (SET): undefined

LRUN

Run Control Low.

0 (STOP): Stop the low timer if split mode is enabled (SPLITEN = 1).

1 (START): The low timer runs if split mode is enabled (SPLITEN = 1) and (LMSTREN = 0 or MSTRUN = 1 in Timer 0).

LEXI

Low Timer Extra Interrupt Flag.

0 (NOT_SET): Read: A low timer extra interrupt is not pending. Write: Clear the interrupt.

1 (SET): Read: Indicates the low 16-bit timer has been captured, reloaded with all 1’s when counting down, or the timer matched the capture register in PWM mode. This interrupt flag can be set by hardware in all modes except Auto-Reload and Toggle. This flag is not set by hardware when split mode is disabled (SPLITEN = 0). Write: Force a low timer extra interrupt.

LOVFI

Low Timer Overflow Interrupt.

0 (NOT_SET): Read: A low timer overflow interrupt is not pending. Write: Clear the interrupt.

1 (SET): Read: The low 16-bit timer has wrapped or reloaded after reaching all 1’s. This bit is set by the module regardless of the state of SPLITEN and can be set in all modes. Write: Force a low timer overflow interrupt.

HCLK

High Clock Source.

0 (APB): Select the APB clock as the timer source.

1 (EXTOSCN): Select the external oscillator clock as the timer source. The external oscillator must run slower than one-half the APB clock.

2 (TIMER_CLKDIV): Select the dedicated 8-bit prescaler as the timer source.

3 (CT_FALLING_EDGE): Select falling edges of the CT signal as the timer clock source.

MSTRUN

Master Run Control.

0 (STOP): Disable the master run control for all timers.

1 (START): Enable the master run control for all timers.

HMSTREN

High Master Enable.

0 (DISABLED): MSTRUN does not need to be set for the timer to run.

1 (ENABLED): MSTRUN must be set for the timer to run.

DBGMD

Timer Debug Mode.

0 (RUN): The timer will continue to operate while the core is halted in debug mode.

1 (HALT): A debug breakpoint will cause the Timer to halt.

HEXIEN

High Timer Extra Interrupt Enable.

0 (DISABLED): The state of the HEXI flag does not affect the high timer interrupt.

1 (ENABLED): A high timer interrupt request is generated if HEXI is set to 1.

HOVFIEN

High Timer Overflow Interrupt Enable.

0 (DISABLED): The state of HOVFI does not affect the high timer interrupt.

1 (ENABLED): A high timer interrupt request is generated if HOVFI is set to 1.

HMD

High Timer Mode.

0 (AUTO_RELOAD): The high 16-bit timer or entire 32-bit timer is in Auto-Reload Mode.

1 (UP_DOWN): The high 16-bit timer or entire 32-bit timer is in Up/Down Count Mode.

2 (FALL_CAPTURE): The high 16-bit timer or entire 32-bit timer is in Falling Edge Capture Mode.

3 (RISE_CAPTURE): The high 16-bit timer or entire 32-bit timer is in Rising Edge Capture Mode.

4 (LOW_CAPTURE): The high 16-bit timer or entire 32-bit timer is in Low Time Capture Mode.

5 (HIGH_CAPTURE): The high 16-bit timer or entire 32-bit timer is in High Time Capture Mode.

6 (DC_CAPTURE): The high 16-bit timer or entire 32-bit timer is in Duty Cycle Capture Mode.

7 (ONESHOT): The high 16-bit timer or entire 32-bit timer is in Oneshot Mode.

8 (TOGGLE): The high 16-bit timer or entire 32-bit timer is in Square Wave Output Mode.

9 (PWM): The high 16-bit timer or entire 32-bit timer is in PWM Mode.

HSTATE

High Multi Purpose State Indicator.

0 (NOT_SET): undefined

1 (SET): undefined

HRUN

High Run Control.

0 (STOP): Stop the high timer or entire 32-bit timer.

1 (START): The high timer runs if HMSTREN = 0 or MSTRUN (in Timer 0) = 1. The full 32-bit timer runs if split mode is disabled and (HMSTREN = 0 or MSTRUN = 1).

HEXI

High Timer Extra Interrupt Flag.

0 (NOT_SET): Read: A high timer extra interrupt is not pending. Write: Clear the interrupt.

1 (SET): Read: Indicates the high 16-bit timer (or 32-bit timer if SPLITEN = 0) has been captured, reloaded with all 1’s when counting down, or the timer matched the capture register in PWM mode. This interrupt flag can be set by the timer module in all modes except Auto-Reload and Toggle. Write: Force a high timer extra interrupt.

HOVFI

High Timer Overflow Interrupt Flag.

0 (NOT_SET): Read: A high timer overflow interrupt is not pending. Write: Clear the interrupt.

1 (SET): Read: If split mode is enabled (SPLITEN = 1), this value indicates the high 16-bit timer has wrapped or reloaded after reaching all 1’s. If split mode is disabled (SPLITEN = 0), this value indicates the 32-bit timer has wrapped or reloaded after reaching all 1’s. The timer module can set this bit in all modes. Write: Force a high timer overflow interrupt.

Links

()